Tuesday, 22 January 2013

DESIGN AND SIMULATION OF CAN CONTROLLER.



DESIGN AND SIMULATION OF CAN CONTROLLER.

ABSTRACT:

In this article is present a stand-alone controller for the controller area network (CAN) protocol. The design contains all necessary features required to implement a high performance communication protocol. The CAN controller with a simple bus line connection performs all the functions of the physical and data-link layers. The application layer is provided by a microcontroller, to which the CAN controller connects through general purpose non-multiplexed parallel 8-bits bus.
The chip is going to be coded using HDL then functional simulation will be performed, then the code will be synthesized and logic simulation will be performed. Then place and route will be done and fitted on to Spartan-3E FPGA. Then timing simulation will be done to check the complete functionality and design specifications.
The complete chip functionality is going to be demonstrated on Spartan-3E FPGA.

SOFTWARE: VHDL.
DEVELOPMENT TOOLS: XILINX ISE, MODELSIM.
APPLICATIONS: The development of increasingly complex Microsystems requires the usage of a powerful field bus system for distributed real-time networks. The CAN protocol has a wide acceptance in the field of serial communication.


BLOCK DIAGRAM:
Figure 1. C_CAN Block Diagram











 


 

 

No comments:

Post a Comment